1.
Chen J, Zhang Y, Wang S. Deep Reinforcement Learning-Based Optimization for IC Layout Design Rule Verification. JACIS [Internet]. 2024 Mar. 8 [cited 2026 Oct. 6];4(3):16-30. Available from: https://learnedvertex.com/index.php/JACIS/article/view/83